Regviz

Espressif Systems /ESP32-C2 /EXTMEM /CORE0_ACS_CACHE_INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE0_ACS_CACHE_INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C2/EXTMEM/CORE0_ACS_CACHE_INT_ENA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CORE0_IBUS_ACS_MSK_IC_INT_ENA)CORE0_IBUS_ACS_MSK_IC_INT_ENA 0 (CORE0_IBUS_WR_IC_INT_ENA)CORE0_IBUS_WR_IC_INT_ENA 0 (CORE0_IBUS_REJECT_INT_ENA)CORE0_IBUS_REJECT_INT_ENA 0 (CORE0_DBUS_ACS_MSK_IC_INT_ENA)CORE0_DBUS_ACS_MSK_IC_INT_ENA 0 (CORE0_DBUS_REJECT_INT_ENA)CORE0_DBUS_REJECT_INT_ENA 0 (CORE0_DBUS_WR_IC_INT_ENA)CORE0_DBUS_WR_IC_INT_ENA

Description

This description will be updated in the near future.

Fields

CORE0_IBUS_ACS_MSK_IC_INT_ENA

The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.
CORE0_IBUS_WR_IC_INT_ENA

The bit is used to enable interrupt by ibus trying to write icache
CORE0_IBUS_REJECT_INT_ENA

The bit is used to enable interrupt by authentication fail.
CORE0_DBUS_ACS_MSK_IC_INT_ENA

The bit is used to enable interrupt by cpu access icache while the corresponding dbus is disabled which include speculative access.
CORE0_DBUS_REJECT_INT_ENA

The bit is used to enable interrupt by authentication fail.
CORE0_DBUS_WR_IC_INT_ENA

The bit is used to enable interrupt by dbus trying to write icache

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data